Soudan 2 data acquisition and trigger electronics by Dawson, J. et al.
corfU"*cto» a* the u. Z. Government
iMM^T fco. W-3MQ9-ENG-38.
a ^ i v , Tfte u S Go^emmeni r«uin$ »
: j j iv* . roy»'tv-(rc« i.C#n« 10 publish
O ' ;<luc< t h • DuD'11"1 tfd lQ'H* 0* ihiJ
^Kii.QA, o* tf 'Q.I. orne'j io do io. lor
SOUDAN 2 DATA ACQUISITION AHD TRIGGER ELECTROHICS
j. Dauson, R. Laird, E. May, N. Mondml, J. Scblereth
N. Soloraey, and J. Throa
Argonne National Laboratory, Argonne, IL 60419
S. Heppelmann
University of Minneapolis, HN 55455
CONF-850579—3
DE85 013864
Abstract
The 1.1 kton Soudan 2 detecto- Is read out by 16K
anode wires and 3 2K cathode str ips . Preamps from each
wire or atrip are bussed together In groups of 8 to
reduce the number of ADC channels. The resulting 6144
channels of lonlzatlon signal are f lash-dig i t i sed
every 150 ns and stored in RAM. The raw data h i t
patterns are continually compared with programmable
trigger TIUI t lp l l c i ty and adjacency conditions. The
data acquisition process Is managed In a system of 74
parallel crates each containing an Intel 8086
nlcroproccssors, which supervises a pipe-lined data
cjapactors, and allows transfer of the compacted data
via CA-.AC to the host computer. The 8086's also
oaoage the local trigger conditions and can perform
so~.e parallel processing of the data. Due to the
scale of the system and multiplicity of identical
channels, se^l-custom gate array chips are used for
nuch of the logic, u t i l i z i n g 2.5 micron CMOS
technology.
Introduction
The Soudan 2 nucleon decay experiment i s a
r.u; tina tional collaboration of Argonne National
Laboratory, the University of Minnesota, Tufts
University, Oxford University, and the Rutherford-
Appleton Laboratory. The detector wil l be located in
the Soudan iron nine in northern Minnesota. I t wil l
be 70? neters below the surface to reduce the cosmic
ray bacKgrou-4. The detector wil l have a total active
nays of 1.2 Ktons and wi l l be surrounded on a l l s ix
sides by proportional tube veto shield walls which
wi l l produce signals for through-going cosmic rays or
cosalc ray interactions in the rock walls .
The main detector consists of 256 modules ( l i >
la x 2.5a high), each weighing 5 tons. Most of the
oass of the detector comes from corrugated s t e e l
sheets (1.6 am thick) which are stacked vert ica l ly to
&lv-e a hexagonal close-packed array of holes . In each
of these holes is a lm long res is t ive Hytrel plast ic
tube (16 mn dianetev) which is Insulated from the
stee l by mylar sheets. The tubes nave e l ec t r i c
potentials applied to them via narrow copper str ips
producing a graded e l ec tr i c f ield inside the tube
going fro:n -10 kV at the middle to ground at the two
ends. Each nodule is sealed and has high purity
argon-COj gas flowing through i t . Ionizatlon produced
'uy particles traversing the tubes drifts (with a
velocity of 1 cm/usec) up to 50 cm down the tubes as a
result of the graded e l ec t r i c f ie ld . Here the
ionizatlon is cmpiifled at vertical anode wires, and
the signal is read out from -hese wires and from
horizontal cathode s tr ips behind the wires. The
detector will have a track resolution of 15 and 10 mm
for anode and cathode readouts, respectively, and 2 mm
for the dimension along the tubes.
Thus, the detector wi l l have excel lent
topologlcal tracking capabi l i t i es for lou energy
charged particles and electromagnetic showers expected
fron candidate nucleon decay; and neutrino background
events. In addition, the energy of part ic les observed
is suff ic iently low that they will stop lnride the
detector. The measurement of the loniratlon deposited
as a function of track length allows the d«terrain*tion
of trkck direction and yie'ids information on the
part ic le type.
Overview of Electronic Readout System
This section gives an ov< rvlew of the e lectronic
readout system to be used with Soudan I. Figure 1
contains • biock diagram of the ma lor system
components.
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Fig. 1. Block schematic of Soudan 2 readout.
The end of the stack of hytre' tubes and s t e e l
sheets faces an orthogonal array of proportional wires
and cathode busses, to provide X-Y information about
the charge drifting down the tubes. The third
orthogonal coordinate Z i s obtained by a re la t ive time
measurement of the dr i f t ing charge. The proportional
wire and cathode s ignals are amplified by thick film
hybrid preamps, and preanp outputs (vhlch appear as
current sources) are bussed on twisted pair of length
32 meters. Eight preamps are connected to each bus,
in a scheme which avoids ambiguities.. The events of
Interest are highlv loca l i zed . This e f f ec t ive ly
multiplexes the readout of the detector and reduces
the number of e lectronic channels by a factor of
e ight . The twisted pair summing busses drive
conditioning-shaping ampli f iers , and the outputs of
these amplifiers are carrle-5 d i f ferent ia l ly on ribbon-
twisted pair cable analog cards which perform
dig i t i zat ion and storage.
The analog cards reside in 24 MULTIBUS data
crates . Each analog card accepts 16 Input s i g n a l s .
For each data channel there Is an input buffer
amplifier, a s i x - b i t CMOS flash encoder (RCA 3300) ,
and a CMOS stat ic RAM (Hitachi 6116) of length 204S
locat ions . Thus, this system Is capable of storing
300 usec of lonizatlon history when clocked a t
150 a s . Each analog card also has five CHOS gate
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a r r a y s containing approximately 5500 gates of t r igger
logic and the necessary ga t ing logic to t i e to the
S-JLT.I31TS backplane. Each data c ra te accepts 16 analog
cards giving a t o t a l of 256 d i g i t i z a t i o n channels per
Each data c ra te i s managed by an 8086
microprocessor, which i s implemented cur ren t ly as an
36C: 5 card (Diversif ied Technology or H a r r i s ) , a
s ingle board microprocessor. The 8086 in t e r ac s with
-he : t i t e through the PI bus on the MULTIBUS
b a ; '•: ? 1 a n e.
Each data cra te has a compactor card which, in
arHLCion to providing the data compaction, a l s o
rcovi Jes a CAMAC port to a CAMAC module which serves
the ;'jrpose of DMA's, i n t e r r u p t s , and program data
-.raasfers to/from the hos t , a VAX 11/750 with a Jorway
- i ! -AMAC ser ia l branch highway in te r face . A AK by
2 - - b i t FIFO is used to buffer data t i ans fe r to/from
;he host through the CAMAC por t . The a n t i c i p a t e d
occupancy Is less than IX data stored in the RAM's on
an analog card. The compactor card contains a f a s t
(130 >_sec clock) p ipe- l ined ciicro-sequencer which
5-a~s each analog card with the operat ions: address ,
f•itch data, conpare to a prese t threshold and place
over-threshold DMA. data and address Into the FIFO.
Within each data c ra t e there i s a c a l i b r a t i o n
ci : - : which, under local processor con t ro l , can be used
to c a l i b r a t e a l l the analog channels and ver i fy the
tr-gg^r logic within the data c r a t e . Each datx c ra te
a l so has a t r igger communication card to support
co--.unica tion with the t r i gge r processor c r a t e . The
t r igger coanunicstion card , in addition to sending
t r igge r requests Co the t r igger processor, provides a
l - - b i t data bus with a 4K FIFO for data t rans fe r
ta/fro-i the t r igger processor . The t r igger
:o-—. j - i i ; a t ioas card a l so provides a slave programmable
U : ; r 7 u ? t con t ro l le r (82C59) to f a c i l i t a t e i n t e r -
processor coranunlcatlons and synchronization control
bsKeen a data c ra te and the t r igger processor c r a t e .
In the data c r a t e s , connunication between analog
card s conpactor caTd, c a l i b r a t i o n card, and t r igge r
co^-<unlcation card i s accomplished by use of the P2
bus. The PI bus is used only for ccraraunicating by the
processor , which offers several advantages; for
example, the data c ra tes nay have other cards which
i n t e r a c t only with the processor ( f loa t ing poin t
processor , addi t ional memory, disc c o n t r o l l e r ,
e t c . ) . Data acqu i s i t i on , compaction, DMA to the host ,
e t c . a l l nay proceed without interference with the
local processor, except to the extent ' ha t the local
processor oust be Involved.
Analog Card
In th is sec t ion , we present a more de ta i l ed
i i s c j s s l o n of the analog card . I t i s implemented on a
s ix - l aye r MULTIBUS format PC board s l igh t ly oversized
in wide. We have Implemented i t in CMOS to minimize
th« power consumption.
With each of the 24 data c r a t e s , ther i are 16
a ia log cards , each of which accepts 16 channels of
aTialog Information from the anode wire/cathode bus
sig-.ial pa ths . At the analog Input, there a re
d i f f e r e n t i a l buffer-ampl i f iers to re jec t co-nmon mode
noise froa the ribbon twis ted-pa i r cables . These
ampl i f i e r s nooinally have a gain of 1; however, the
gain nay be Increased as h'i;h as 10 by externa l
jumpers. The amplifier output drives a zero cross ing
a n j l i f i e t end also goes to a 6-b i t CMOS f lash encodtr
which i s clocking with 150 ns period, corresponding to
2 S3 In the d r i f t dimension. The flash encoder output
i s w r i t t e n in CMOS s t a t i c RAK every 150 n s . Tlie RAH
space may be e i t h e r 512 or 1024 addresses under
software cont ro l of the l o c a l processor . RAM address
i s provided for date a c q u i s i t i o n froa P2, and the
f lash encoder clock . s der ived from the l e a s t
significant address bit .
The zero crossing amplifier in each channel
provides a logic level which is a logic 1 if there is
a pulse in the channel larger than the reference level
supplied to the zero crossing amplifier. These 16
signals serve as iaput to four custom designed CMOS
gate arrays (PDK-1000) each of which has approximately
1100 gates of logic devoted to timing and latching
live channels. Each PDK-1000 gate array has within It
the following:
1. Live ehaunel segiBter. A four-bit register, the
bits of which determine \.aich channels shall be
live for trigger purposes. This register may be
used to gate off noisy channels and for trigger
logic verification purposes.
2. Trigger active tine register. An eight-bit
register, the contents of which specify the
resolution time of trigger requests produced from
this card.
3. Active channel latch. A four-bit latch which,
after a trigger, contains latched information of
which channels are active, either before or after
trigger time by an amount of time called latch
active time.
4. Latch active tiae register. An eighc-bit
register which contains the word defining the
latch active time.
5. The logic to performing the timing functions
relating to trigger and latch active timing.
All the registers and latches In the PDK-1000
gate array may be written/read from the local
processor. The PDK-1000 produces four outputs which
represent the active state of four live channels and
serve as four of the 16 inputs to the trigger logic
gate array PDK-2000.
The custom-designed PDK-2000 gate array provides
all the logic relating to generation of trigger
requests in response to patterns of active channels.
The PDK-2000 has an adjacency matrix which determines
the maximum number of live adjacent channels and
produces an encoded word representing that
adjacency. There are two multiplicity encoders, one
of which uses partial suns across card boundaries.
There are two multiplicity registers and an adjacency
register and coniparitors for multiplicity and
adjacency. The PDK-2000 gate array provides three
trigger requests, two of which represent multiplicity
and one adjacency, which are wire OR* ed over the F2
backplane and transferred to the trigger processor
through the trigger communication card. The trigger
processor, when It sees a trigger request level raised
by i data crate, knows only that at least one of the
16 analog cards in that data crate has had i ts trigger
criterion satisfied by the pattern of input active
channels.
In addition to the trigger logic embodied in the
PDK-2000, there is an empty socket which has inputs
identical to those of the PDK-2000, but ha3 four
trigger request outputs to four wire OR'ed busses on
the P2 backplane. This extra socket may be used at a
later date for "afterthoughts" to provide trigger
requests for active channel patterns other than those
Implemented In the PDK-2000.
Coap*ctor Cmird
The compactor card is in reality 2 six-layer
MULTiauE cards, because the logic would not fit on one
card. The compactor has an address register which
Drovides address to the RAM's on the analog cards
during data acquisition and compaction. In addition,
there is a card pointer which is used during
compaction to address an analog card. During
loapaction, the RAH address and data returned on the
?2 data bus are latched for the data comparitoT at the
saae time that the next address is sent on the P2
address bus to the enabled analog card. The logic
sV.lps a cycle of the compactor clock when addresses
corresponding to page boundaries are pointed to by the
address bus to allow data to become valid. When the
data crate is not in data acquisition or compaction
nodes, the CMOS memories on the analog cards may be
eenory mapped by the local processor and addressed
through PI bus for diagnostic routines. The
compaction card has an interrupt register which
interacts with the 8259 PIC on the 36C05 card through
1 of the S interrupt lines on the PI backplane, the
eighth line being reserved for the slave PIC on the
trigger communication card, A 16-bit crate status
register is provided on the compactor card, the bits
of which configure the hardware and/or indicate status
of various aspects of the crate. For example, bits 0
and 1 determine whether or not the FIFO Is memory
-capped, whether its input comes from the compactor,
CAMAC, or the local processor and whether its output
goes to CAMAC or the local processor. A snapshot of
the crate status register may be read through CAHAC by
the host at any time.
A number of registers are provided on the com-
pactor card for various purposes. A word count reg-
ister indicates the number of words existing in the
FIFO at any time. A trigger timeout register provides
a word which is counted down upon receipt of a trig-
ger, to permit information which is still drifting
down the hytrel tube to be recorded. A compactor ref-
erence register provides a reference to the compactor.
Trigger
Each analog card In the data crates has seven
trigger request lines tied to seven wire OR'ed lines
on the MULTIBUS P2 backplane. Three of the lines
represent adjacency and multiplicity conditions wlthir.
the PDK-2000 gate arrays on the analog cards. The
other four are reserved for future trigger requests
coaing from the open socket. If any of the triggeT
conditions are met within any of the gate arrays on
*ny of the analog cards, the corresponding trigger
request lines(s) will be pulled down on the backplane
of that crate.
The trigger communication card picks up the seven
lines from the P2 backplane and sends them on a bus
called the trigger bus to the trigger processor
crate. At the trigger processor crate, these seven
trigger request signals are received on data
communication cards and Interfaced to wire OR'ed lines
on the trigger processor crate MULTIBUS P2
backplane. Seven lines are allocated to trigger
requests originating in anode data crates and seven to
trigger requests originating in cathode data crates.
Cards nay be allocated to the anode or cathode trigger
request busses under software control. Trigger
requests nay be latched on these cards by the trigger
so that by polling the data communication cards the
trigger processor can determine which data crates met
the trigger conditions.
These 14 trigger requests are carried in two
subsets of seven to the trigger logic card. Fast
logic which has been written Into the trigger logic
card from the local processor in the trigger processor
accepts these 14 Inputs, and operates on them
logically to produce an output. This output is the
logical variable which is the global trigger for the
experiment. This signal is carried on a lice on the
trigger processor MULTIBUS P2 backplane to each data
comaunlcation card in the trigger processor, and then
over each trigger bus back to the trigger
communication card in each data crate. Trigger Is
carried on the MULTIBUS P2 backplane to the compactor
card where it begins the trigger countdown sequence
prior to compaction. It is also necessary to
interrupt the 8086 at the time trigger timeout ia
coraplete. There is a slave 8259 interrupt processor
(PIC) on the trigger communication card to allow
various other interrupts to be served, for such things
as global abort, external interrupt, etc.
Operation
In this section, we describe the operation of the
readout system and, in particular, the details of the
8086 alcroprocessor software. Trigger information is
made available from the 24 data crates in parallel to
a central trigger processor. A fast hardware trigger
matrix decides on the ba3is of channel adjacency and
multiplicity whether the event i s of sufficient
interest to store in the analog card RAM's and later
compact and readout. The analog board digitization
proceeds asynchronously in each of the 24 data crates
In a aanner that RAM's are « circular data buffer.
Uhen a trigger decision Is positive, the digitization
Is continued for an additional 50 microseconds beyond
trigger tl'-ae. Thus a complete history from 50
microseconds before the trigger to 50 microseconds
after the trigger Is stored for each channel.
A program has been written for the 8086
microprocessor which services the readout and
conpiction of data from the analog cards. The program
supervises the operation of the hardware compactor and
synchronizes CAMAC I/O activity with the host. The
program has been implemented as a set of interrupt
service routines which handle conditions occurring in
the compactor hardware. Host access to the FIFO
buffer is controlled with the Compactor Gate Array
Register (CSR). A special software protocol has been
set up for exchange of variable length messages and
data between the 8086 and the host via CAMAC.
The heart of the program is the trigger Interrupt
service routine. Upon receipt of a trigger, this
routine f irst clears the FIFO buffer and then places
sone event Identification at the top of the FIFO. It
then address each of the 16 cards In the crate and
reads a latch which indicates uhich channels on the
card contain data. If a channel contains data,
coapaction is started on that channel and the program
then halts pending receipt of one of two interrupt
conditions, compaction done or FIFO full. If
compaction Is done, the next active channel i s
conpacted. If the FIFO f i l l s , the host must be
notified to read out data before compaction can
resuae. The FIFO full Interrupt service routine Is
called to set the CSR to allow the host access to the
FIFO and then wait until the FIFO has been emptied
before returning control to the trigger service
routine. Uhen compaction has completed on al l cards
in the crate, the host is again grunted access to the
FIFO buffer and the program polls the CSR to determine
when the FIFO Is empty. At this time, the trigger
pending condition is cleared, ai.d the logic is enabled
to accept another trigger.
The 8086 architecture imposes the constraint that
an Interrupt service routine can itself only be
interrupted by an interrupt of equal or higher
priority. Thus the following Interrupt hierarchy was
chosen:
1. FIFO full
1, Conpac tion done
3. Trigger
i . CAMAC Q
5 . CAMAC 1
tht use of the f i rs t three levels was discussed in the
preceding paragraph. The CAMAC 0 and CAMAC 1
interrupts are used in the following ways K CAMAC 1
interrupt, generated by the nost with an F30*AO CAMAC
to^Biii, alerts the 8086 that the host wishes to eend
a r-easage so that the microprocessor clears and
enables the FIFO. The host then writes to the FIFO
with an F1D*A0 CAHAC -omraand. Meanwhile the 8086
waits for a CAMAC 0 interrupt which indicates end of
data. This interrupt is generated by the >-os t with an
Fl ivO. L'-pon receipt of this interrupt, the 8086
program will interpret the message and take the
appropriate action.
\ sinple protocol has been defined to control
exchange of data between tne 8086 and the host. Each
nessaje consists of a variable number >f 24-bit words.
The first word in the message contain" the message
word count in the f i r s t 16 bits and t\\e message ID in
the next 8 bits . The remaining words contain the
cessage. The message byte may be either positive or
negative. A positive message number indicates data
transfer fron the 8086 to the host while a negative
cessage number Indicates data transfer from the host
tD the 5056. Five types of messages have been defined
so far:
Message ID: 1 - Compacted data header
2 - Compacted data
-125 - COM/Analog register init ialization
-124 - Variable reset
-120 - Program restart
The register init ialization message is topically
used to set the compactor threshold, set the trigger
timeout and set trigger conditions on the analog
cards. The variable reset message i s used to assign a
crate ID and the program restar t message Is used to
transfer control to code which allows the 8086 program
to recover from error conditions.
The host level data acquisition and control
software is MIDAS » which interacts with the data
crates via a serial C ,'IAC highway u?Ing a Jorway
Corporation 411 CAMAC to 'JNIBUS interface. Data ftom
a MULTIBUS data crate Is transferred in DMA mode via
5-MHz byte serial CAHAC highway. Typical event sizes
expected for Soudan 2 are 12 Kbytes and the
anticipated dsadtine is of the order of 40 msec. The
MIDAS system provide? interactive event display, data
monitoring, and storage for offline processing.
A complete set of diagnostic software has been
written to provide hardware debugging tools for most
of the major subsystems within the data acquisition
electronics.
We have constructed a 3 data crate system for use
in the quality cont"il testing of the manufacture of
the 5-ton Soudan 7 Jetec tor modules. This is
currently operating with an external cosmic ray
trigger system. We are currently constructing and
testing the internal trigger for operation with the
Soudan 2 detector.
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